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Abstract. One of the main requirements for generating test patterns for analog and mixed-signal circuits is fast
faultsimulation.Analogfaultsimulationismuchslowerthanthedigitalequivalent.Thisisduetothefactthatdigital
circuit simulators use less complex algorithms compared with transistor-level simulators. Two of the techniques to
speed up analog fault simulation are: fault dropping/collapsing, in which faults that have similar circuit responses
compared with the fault-free circuit response and/or with another faulty circuit response are considered equivalent;
andbehavioral/macromodeling,wherebypartsofthecircuitaremodeledatamoreabstractlevel,thereforereducing
the complexity and the simulation time. This paper discusses behavioral fault modeling to speed-up fault simulation
for analog circuits.
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1. Introduction 17
Astransistorsizesshrink,integratedcircuits(ICs)have 18
been growing in size and functionality. This growth in 19
IC complexity causes testing to become much more 20
difﬁcult. For digital circuits the problem of testing can 21
be simpliﬁed by using standard fault models and fast 22
fault simulation. Faults in digital circuits can be mod- 23
eled as stuck-at, bridging, delay and open faults. These 24
structuralfaultscanthenbeusedtogeneratefunctional 25
test patterns. The objective of a test program for digi- 26
tal circuits translates into determining whether or not a 27
fault exists using the smallest possible number of test 28
patterns [1]. 29
Atestpatternisevaluatedbylookingatitsfaultcov- 30
erage.Allfaultsdetectedwithapatterncanbedropped 31
from further consideration. Fault simulation is done to 32
assess the fault coverage. There are a number of fault 33
simulation techniques for digital circuits. Serial fault 34
simulation is perhaps the simplest method. For each 35
fault, a “faulty” copy of the circuit with that fault in- 36
serted is created. Then, all the faulty copies of the cir- 37
cuits along with the fault-free one are simulated with 38
the test pattern. If the output of a faulty circuit differs 39
from the fault-free output, that fault is considered to be 40
detectable. 41
Another fault simulation technique for digital cir- 42
cuits is concurrent fault simulation [2]. The differ-
Au: Pls.
provide
received
date.
43
ences between the faulty and fault-free circuit behav- 44
iors might be relatively small. Therefore, in concurrent 45
fault simulation the aim is to avoid redundant element 46
evaluation when the faulty and fault-free behaviors are 47
the same hence reducing the computational effort. 48
Analog and mixed-signal fault simulation has been 49
limitedtotheserialtechnique.Fasterdigitalfaultsimu- 50
lation methods are not easily applied to analog circuits 51
and/or mixed-signal circuits, because faults do not af- 52
fect the behavior of circuit nodes in a binary manner. 53
Onewaytospeed-upfaultsimulationforanalogand 54
mixed-signal circuits is to use behavioral/macro mod- 55
els, where parts of the circuit are modeled at a more 56
abstract level, reducing the complexity and hence the 57
simulation time. Characterizing behavioral fault mod- 58
els requires low-level simulations and is therefore not 59
applicable in every case. There are three situations in 60
which behavioral fault modeling might be of bene- 61
ﬁt, however. First, if circuit blocks were reused, low- 62
level fault simulations would not have to be repeated. 63P1: GIU
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Second, at the system design stage, information about 64
possible faults and how their effects might be prop- 65
agated can be used to insert optimal test structures. 66
Third, actual faults can be modeled at a low level (ana- 67
log or digital), while neighboring circuit blocks can be 68
modeled behaviorally, again reducing the overall sim- 69
ulation time. 70
In this paper behavioral fault simulation for analog 71
CMOScircuitsisinvestigated.Thestructureoftherest 72
of the paper is as follows. First, macro modeling for 73
analogue circuits is presented. Then behavioral model- 74
ing is discussed with a case study. In Section 4, behav- 75
ioralmodelingusingHardwareDescriptionLanguages 76
(HDLs) is summarized. In Section 5, a behavioral fault 77
model is developed in VHDL-AMS [3] for an opamp 78
circuit operating in inverting ampliﬁer conﬁguration 79
and the model is simulated using the hAMSter VHDL- 80
AMS simulator [4]. Simulation results are given in 81
Section 6. Finally, in Section 7 some conclusions are 82
drawn. 83
2. Macromodels for Analogue Circuits 84
Simulation at the transistor level for analog circuits is 85
computationally very expensive. One way to reduce 86
this high simulation cost is to partition a large analog 87
circuit into smaller functional blocks such as opamps 88
(operational ampliﬁers) and to replace each functional 89
blockwithitsmacromodelortodescribeeachblockus- 90
ing mathematical equations (abehavioral model). This 91
solution is sometimes called hierarchical fault simula- 92
tion [5]. 93
The word macromodel usually refers to a compact 94
representation of a circuit that captures those features 95
thatareusefulforaparticularpurposewhilediscarding 96
redundantinformation[6].Macromodelsdevelopedfor 97
SPICE-likesimulatorsarebasicallyelectricalnetworks 98
containing devices such as voltage-controlled voltage 99
sources, instead of the full transistor network, and with 100
fewer nodes than the original circuit. 101
Many circuits are designed in a modular style, in 102
which functional units are connected to achieve design 103
speciﬁcations. The behavior of the whole circuit is de- 104
terminedbyhowtheindividualunitsinteractwitheach 105
other, while what happens inside each is unimportant 106
in terms of capturing the input-output relationship for 107
the entire circuit. The accuracy of a macromodel must, 108
therefore, be deﬁned in terms of how closely its input- 109
output behavior matches that of the original unit [6]. 110
Since the early 1970s, a number of macromodels 111
have been developed mainly for integrated operational 112
ampliﬁercircuits(opamps)[5,7].Boyleetal.presented 113
amacromodelforintegratedbipolaropampcircuits[8]. 114
This macromodel was six times less complex (in terms 115
of the node count) than the original opamp circuit, and 116
the simulation time was an order of magnitude faster 117
than the device-level model. 118
The derivation of component values for the Boyle 119
macromodelisnot,however,straightforward.Somepa- 120
rameters are modeled using unbalanced input devices 121
andotherparametersinteract.Therefore,amodularap- 122
proach was suggested [9], in which a macromodel was 123
derivedsimplyfromthepublisheddatasheets.Individ- 124
ualparametersweremodeledseparatelyandtheresults 125
combinedtoprovidetheoutputresponse.Sincethepa- 126
rameters were separated they did not interact and only 127
those required were included. 128
Recent research has focused on how to capture the 129
effect of a fault in an analogue circuit within its macro- 130
model [1, 3, 10]. The fault macromodeling problem 131
was formulated in terms of deriving the macro param- 132
eter set, B, based on the performance parameter set, 133
P (gain, the bandwidth, samples on the frequency or 134
time response curves, etc.) of the transistor-level faulty 135
circuit [5]. The accuracy of the macromodel was eval- 136
uated by checking the consistency of the performance 137
parameter set, P, between the transistor-level circuit 138
and the macromodel. 139
Two steps are needed to obtain the macromodel for 140
a functional block within an analog circuit [5]: 141
1. Perform transistor level fault simulation for each 142
faulty circuit to obtain the value of the performance 143
parameter set P. 144
2. Map each performance parameter set P to the cor- 145
responding macro parameter set, B. This is referred 146
to as parameter mapping. 147
Itwasassumedthatthetransistor-levelfaultlistisgiven 148
and the macromodel structure and the performance pa- 149
rameter set, P, to be matched are predetermined by the 150
circuit designer. 151
There are several ways to do parameter mapping. 152
One simple approach is based on analytical design 153
equations that express the macro parameter set, B,a s 154
analytical functions of the performance parameter set, 155
P, and the value of B is derived by function evalua- 156
tion. As analog ICs get more complex, this approach 157
is becoming more difﬁcult. Another simple approach 158P1: GIU
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is to build an empirical mapping function, B = F(P), 159
based on a large number of data pairs (P, B), referred 160
to as the training set [5]. Usually the training set is 161
generated by randomly selecting M out of the N per- 162
formanceparametersetsforthefaultycircuitsobtained 163
by transistor-level simulation and then the value of the 164
macro parameter set B for each selected P is derived. 165
The derivation of each data pair usually requires mul- 166
tiple runs of the macromodel-level simulation [3]. 167
Macromodelingingeneralandfaultmacromodeling 168
using SPICE-like languages in particular have, nev- 169
ertheless, been shown to be very difﬁcult [1, 5–20]. 170
Therefore, another easier and perhaps more efﬁcient 171
way of modeling analog circuits at a higher level is 172
necessary. 173
3. Behavioral Modeling 174
A behavioral model describes a circuit block in terms 175
of mathematical equations modeling the functionality 176
of the block, for example, in terms of the input-output 177
relationship. Behavioral modeling has been used for 178
speeding up analog simulation in general [21] and ana- 179
log fault simulation in particular [1, 10, 20, 22]. In one 180
approach,analogcircuitsweremodeledbehaviorallyin 181
the C programming language [21]. Broyden’s method 182
[23] was used to formulate and solve the model equa- 183
tions in a custom simulator. The main drawback of this 184
workisthatsincethetechniquedoesnotrequirederiva- 185
tives it cannot be used for small-signal analysis. 186
Chang et al. [10] presented a behavioral fault model 187
derived from a macromodel of a CMOS operational 188
ampliﬁer from the IEEE Mixed-Signal Benchmark 189
Suite [24] (Fig. 1). The “faulty” macromodel was de- 190
Fig.1. The2-stageCMOSMilleropampusedin[10]forbehavioral
fault modeling.
Fig. 2. Three different conﬁgurations used in [10] for the bench-
mark circuit given in [24]: (a) Inverting ampliﬁer, (b) non-inverting
ampliﬁer, and (c) unity gain buffer.
veloped using DC-sweep analysis. The DC behavior 191
of the benchmark opamp operating in inverting, non- 192
inverting and unity gain ampliﬁer conﬁgurations was 193
ﬁrst investigated under different fault conditions, as 194
shown in Fig. 2. Single transistor catastrophic faults, 195
bridging/short and nearly open faults, and paramet- 196
ric faults with W (channel width), L (channel length) 197
and VTH (threshold voltage) varied by ±10% were 198
used for each transistor. Then an attempt was made 199
to group the different faulty behaviors. By comparing 200
the fault-free offset voltage measured at the inputs of 201
the opamp operating in one of the three conﬁgurations 202
withtheequivalentfaultycircuits,fourdifferentequiv- 203
alent fault types were derived [10]: M4 drain-to-gate 204
short (Type I), M5 drain-to-source short (Type II), M7 205
drain open (Type III), and M5 drain-to-source short 206
(TypeIV).Theﬁrstthreefaulttypeswerefoundforthe 207
opamp operating in the inverting conﬁguration, where 208
theTypeIVfaultgroupwasfoundforthenon-inverting 209
conﬁguration. 210
Theinputoffsetvoltage(measuredbetweenthepos- 211
itive and negative inputs of the opamp in the closed- 212
loop conﬁgurations) and the output voltage versus the 213
input voltage for the fault-free opamp operating in 214
three conﬁgurations were determined by simulation. 215
Our HSPICE simulations of these conﬁgurations are 216
shown in Figs. 3–5, respectively. 217
HSPICE simulations of the input offset voltage and 218
the output voltage for each fault group with respect to 219
the input voltage are shown in Figs. 6–9, respectively. 220P1: GIU
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Fig. 3. Input offset voltage and output voltage versus DC-sweep input voltage for the fault-free inverting ampliﬁer.
Fig. 4. Input offset voltage and output voltage versus DC-sweep input voltage for the fault-free non-inverting ampliﬁer.
As can be seen from Figs. 7 and 9, the output re- 221
sponses of Type II and Type IV faults are quite sim- 222
ilar to the fault-free responses given in Figs. 3 and 4. 223
Type II and Type IV input offset voltages are notice- 224
ably different from the fault-free responses. The input 225
offset voltage has a small DC level for Type II faults, 226
but has a non-linear characteristic for Type IV faults. 227
The remaining two faults have very different char- 228
acteristics to the fault-free equivalents for both input 229
offsetvoltagesandoutputvoltages.Itcanbeconcluded 230
from the ﬁgures that a Type I fault causes the inverting 231
ampliﬁeroutputtobe“nearlystuck-at”anegativevolt- 232
ageneartothenegativesupplyvoltagelevel.ATypeIII 233
fault causes the inverting ampliﬁer output to have a 234P1: GIU
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Fig. 5. Input offset voltage and output voltage versus DC-sweep input voltage for the fault-free unity gain buffer.
Fig. 6. Input offset voltage and the output voltage for the Type I fault (M4 drain-to-gate short fault for the inverting ampliﬁer conﬁguration).
non-inverting characteristic for the negative values of 235
the DC input signal, and an inverting characteristic for 236
the positive values of the DC input signal. As can be 237
seen from the ﬁgures, the input offset voltage at the in- 238
puts of the opamp has a linear characteristic for Type I 239
faults,andapiecewiselinearcharacteristicforTypeIII 240
faults. 241
The macromodel given in Fig. 10 for the inverting 242
opamp can be used to derive the input output relation- 243
ship under fault conditions [10]: 244
Vout = ACL[(1 + m)Vin + k] (1)
where ACL is the closed-loop gain for the opamp, the 245
parameters m and k are given in [10] as: 246
m =
−R2
D + R2
(2)P1: GIU
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Fig. 7. Input offset voltage and the output voltage for the Type II fault (M5 drain-to-source short fault for the inverting ampliﬁer conﬁguration).
Fig. 8. Input offset voltage and the output voltage for the Type III fault (M6 open drain fault for the inverting ampliﬁer conﬁguration).
and 247
k = aVos + bVdd + cVss (3)
where 248
D = B(R2// Ro//Rdd//Rss),
B =
 
A
Ro
−
1
R2
 
(Rid// R1// R2//2Ricm),
a =
R2// D
ACL(R1// R2//2Ricm//BR2)
,
b =
SF
ACLRdd
,
c =−
SF
ACLRss
,
ACL =−
R2
R1
,P1: GIU
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Fig. 9. Input offset voltage and the output voltage for the Type IV fault (M5 drain-to-source short fault for the non-inverting ampliﬁer
conﬁguration).
Fig. 10. Macromodel used in [10] to derive the input-output rela-
tionship for the closed loop inverting opamp.
SF = Rdd//Rss/// Ro//(R2// R11)//
×
Ro(R11// R2)
AR11
,
R11 = R1//2Ricm//Rid,
and A represents the open-loop gain. 249
Thenon-idealeffectssuchastheinputoffsetvoltage, 250
Vos, the ﬁnite open-loop gain, A, and the ﬁnite input 251
and output resistances, Rid (differential mode input re- 252
sistance), Ricm (common mode input resistance), Ro 253
(output resistance), and the resistances from the output 254
node to the supply rails (Rdd and Rss) to model output 255
stuck-at faults were taken into account when deriving 256
Eq. (1). Note that for the fault-free case Rid, Ricm, 257
Rdd, Rss, and A would be inﬁnite, Vos, and Ro would 258
bezero,hencem → 0,andk → 0.Whenafaultcauses 259
the output to be stuck-at some voltage level, D → 0, 260
therefore m →− 1, and k is the value of the stuck-at 261
output voltage; the closed-loop gain, ACL, is assumed 262
to be unity. As they are dealt with elsewhere [10], the 263
derivationoftheaboveequationswillnotbegivenhere. 264
Thecurrentlimitingeffectwasalsomodeledin[10]. 265
This is due to the ﬁnite supply voltage at the output of 266
the opamp. It is claimed that the model covers all the 267
parametric faults and 92.5% of the catastrophic faults 268
that were considered. The model could not model the 269
M4 drain-to-gate short, M5 drain-to-source short, M1 270
open-gatefaultsforthenon-invertingampliﬁerandthe 271
M2 drain-to-gate short, M4 drain-to-gate short, M5 272
drain-to-source short, M1 open gate, M3 open source 273
and M5 open gate faults for the unity gain buffer. 274
4. Behavioral Modeling Using HDLs 275
HDLs have been in use for behavioral modeling and 276
simulation of digital circuits as well as analog elec- 277
tronic systems, ﬂuid concentrations in chemical pro- 278
cesses, and even parachute jumps since 1960 [25]. 279
Currently two of the most widely used standards for 280P1: GIU
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modeling digital designs are VHDL [26], and Verilog 281
[27].Foranaloguecircuits,thechoicehasbeenbetween 282
SPICE and proprietary analog HDLs. 283
Analog HDLs support the description of systems of 284
differential and algebraic equations (DAEs). The so- 285
lution of these systems varies continuously with time. 286
MostanalogHDLssupportbothstructuralcomposition 287
and conservation semantics, in addition to behavioral 288
descriptions.ExamplesofsuchlanguagesareFAS[28], 289
SpectreHDL [29], and Verilog-A [30]. 290
Mixed-signaldesignhasdependedontheuseofsep- 291
arateHDLsfortheanaloganddigitalpartsor,again,on 292
proprietarylanguages.Mixed-signallanguagessupport 293
both event-driven techniques and DAEs in one simula- 294
tor. Simulators in this category are MAST/Saber [31], 295
VeriasHDL [31], AdvanceMS [28], hAMSter [4]. 296
Both VHDL and Verilog have been extended to 297
analog mixed-signal design: VHDL-AMS [3], and 298
Verilog-AMS [30]. The analog extensions to VHDL 299
and Verilog should alleviate the multiple-language 300
problem [32]. 301
Since VHDL-AMS was standardized in 1999 there 302
has been some work done on fault modeling using 303
VHDL-AMS. One reason for the limited progress is, 304
perhaps,thatthereisnotyetarobustVHDL-AMSsim- 305
ulatoravailablethathasalltheVHDL-AMSconstructs 306
implemented, such as procedural statements. Perkins 307
etal.attemptedtouseananalogVHDLforfaultmodel- 308
ing and simulation with limited success [1]. The HDL- 309
A modeling language with the ELDO simulator from 310
Anacad (now a part of Mentor) was used. Behavioral 311
model simulation using HDL-A and ELDO was over 312
4.6 times slower than the macromodel simulation car- 313
ried out using HSPICE [1]. One of the reasons for 314
this is that the semiconductor device models imple- 315
mented in ELDO were not as efﬁcient as those were in 316
HSPICE. 317
5. VHDL-AMS Behavioral Fault Model 318
for the Inverting Opamp 319
A VHDL-AMS model for the behavioral model given 320
in Eq. (1) has been developed. The values of m and k 321
were derived by carrying out transistor level simula- 322
tions for four fault types and are given in Table 1. 323
Consideringonlytheinput-outputrelationshipgiven 324
in Eq. (1), the opamp macromodel given in Fig. 10 can 325
nowbesimpliﬁedtothatshowninFig.11.Allthefault 326
effectsandnon-idealeffectsareapproximatedtoFos = 327
Table 1. The values of m and k for different fault groups.
Parameters
Fault types mk (V)
Type I −1.02 2.15
Type II 0 0.011
Type III 0 if vin > 0V 0
−2i fv i n< 0
Type IV −1i fv i n> ∼1.2 V Vdd/2 if vin > ∼1.V
and vin < ∼−1.2 V Vss/2 if vin < ∼−1.2 V
0i f∼− 1.2 V 0 if ∼− 1.2 V
< vin < ∼ 1.2 V < vin < ∼1.2 V
mVin +k, which is applied to the inverting input of the 328
opamp. 329
A VHDL-AMS implementation of the behavioral 330
model given in Eq. (1) is shown in Figs. 12 and 13 331
[33]. rin represents the input resistance of the opamp 332
in Fig. 12 where it is only used for the third equation 333
in Fig. 13. The third equation is needed as there are 334
threequantitiesdeclaredinthearchitecturedeclaration 335
Fig. 11. Behavioral level DC-offset fault model for the inverting
opamp.
Fig. 12. The VHDL-AMS entity implementation of the behavioral
fault model.P1: GIU
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showninFig.13.Notethatthisarchitecturedeclaration 336
also covers the supply voltage limiting effect at the 337
output of the opamp. 338
In order to simulate the VHDL-AMS model shown 339
inFigs.12and13,onealsoneedsVHDL-AMSmodels 340
for a resistor, a voltage source and a testbench, which 341
are shown in Figs. 14–16, respectively. 342
Fig. 13. The VHDL-AMS architecture implementation of the be-
havioral fault model.
Fig. 14. A VHDL-AMS model of a resistor.
Fig. 15. A VHDL-AMS model of a voltage source.
Fig. 16. A VHDL-AMS testbench used with the hAMSter simula-
tor to simulate the behavioral model shown in Figs. 12 and 13.
Note that input voltage source in the architecture 343
declaration shown in Fig. 15 is realized using a pre- 344
deﬁned VHDL-AMS function, now, which returns the 345
valueofthecurrenttimeateachstepassimulationpro- 346
ceeds. This is done in order to simulate the DC-sweep 347
analysis, which is not deﬁned in VHDL-AMS (unlike 348
many SPICE-like simulators). This technique is called 349
slow transient simulation. 350P1: GIU
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6. Simulation Results 351
The slow transient simulation results using the hAM- 352
Ster simulator and the behavioral closed-loop VHDL- 353
AMSmodeloftheinvertingopamp(thefaultfreecase) 354
withthenecessarycomponentandvoltagesourcemod- 355
els and the testbench given in the previous sections are 356
shown in Figs. 17 and 18. 357
NotethattheX-axisinFigs.17and18representsthe 358
timeinseconds,whereY-axisrepresentsvout,vin,and 359
FosinVolts.(Unlessotherwisestated,fortherestofthe 360
paperitwillbeassumedthatX-axiswillrepresenttime 361
in seconds for the simulation results obtained using 362
hAMSter). 363
Using the values for the parameters m and k 364
from Table 1 yields the simulation results shown in 365
Figs. 19–26. 366
Fig. 17. Slow-transient simulation results using the VHDL-AMS model with hAMSter for the positive values of the input voltage source.
Fig. 18. Slow-transient simulation results using the VHDL-AMS model with hAMSter for the negative values of the input voltage source.
Note that the output response of the opamp, vout, 367
found for the positive values of vin and the negative 368
values of vin for Type I faults (Figs. 19 and 20) are the 369
same (“nearly stuck-at” −2.14 V), as expected. 370
For Type III faults Fos is determined using the fol- 371
lowing if-then construct in the VHDL-AMS model. 372
For Type IV faults Fos is determined using the fol- 373
lowing if-then construct in the VHDL-AMS model. 374
DC-sweepanalysiscannotbeperformedforVHDL- 375
AMS. Therefore, the transient simulation results for 376
different fault types using the VHDL-AMS behav- 377
ioral models and the hAMSter simulator were com- 378
pared with the transient simulation results obtained us- 379
ing transistor level models with HSPICE simulator. To 380
do that a sine wave with 2 V peak-to-peak magnitude 381
and 1 KHz frequency was applied to both behavioral 382
and transistor level circuits. The simulators were runP1: GIU
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Fig. 19. Slow-transient simulation using hAMSter for Type I faults for the positive values of vin.
Fig. 20. Slow-transient simulation using hAMSter for Type I faults for the negative values of vin.
Fig. 21. Slow-transient simulation using hAMSter for Type II faults for the positive values of vin.
Fig. 22. Slow-transient simulation using hAMSter for Type II faults for the negative values of vin.P1: GIU
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Fig. 23. Slow-transient simulation using hAMSter for Type III faults for the positive values of vin.
Fig. 24. Slow-transient simulation using hAMSter for Type III faults for the negative values of vin.
Fig. 25. Slow-transient simulation using hAMSter for Type IV faults for the positive values of vin.
Fig. 26. Slow-transient simulation using hAMSter for Type IV faults for the negative values of vin.P1: GIU
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Table 2. Comparison of CPU times for transistor level transient
HSPICEsimulationsagainstVHDL-AMSbehaviorallevelhAMSter
simulations.
The CPU time (s)
Simulator
Fault type hAMSter HSPICE
Fault I 90 m 400 m
Fault II 90 m 360 m
Fault III 100 m 37.37
Fault IV 140 m 350 m
Fig. 27. if-then construct implemented in the VHDL-AMS model
for Type III faults.
Fig. 28. If-then construct implemented in the VHDL-AMS model
for Type IV faults.
for 5 ms with 10 µs iteration steps. Table 2 shows 383
the CPU time spent for each case with the different
Au: Pls.
cite Fig. 27
in the text.
384
approaches. 385
As can be seen from the table there is an average 4.4 386
times speed-up for Fault I, Fault II cases. The speed-up 387
for the Type III faults between the behavioral and the 388
transistor level simulations is 373.7 times. 389
The reason why the behavioral model is so much 390
faster than the transistor level for Type III faults is that 391
TypeIIIfaultsareopendrainfaultsandHSPICEstrug- 392
gles with an incompletely deﬁned circuit. Finally the 393
speed-up for Type IV faults is around 2.5 times. The 394
behavioral model for Type IV faults is relatively slow 395
compared to other behavioral models due to evalua- 396
tion of the if-then construct required in the procedural 397
statement (Fig. 28) to model the Type IV faults. 398
7. Conclusions 399
Capturing circuit behavior under faulty conditions at a 400
higher level using mathematical equations (behavioral 401
modeling) is somewhat simpler than the macromodel 402
approach. 403
Analog fault simulation is a key factor in 404
analog/mixed-signal test generation. Currently such 405
fault simulation is of limited use due to the speed of 406
analog simulation and the large number of faults to 407
be simulated. Simulation can be speeded up by using 408
number of techniques. Behavioral modelling is one of 409
thosetechniques.Wehaveshowninthispaperhowone 410
canincreaseanalogfaultsimulationspeedbyusingbe- 411
havioral models. We have used VHDL-AMS for the 412
behavioral modelling. It is clear that as VHDL-AMS 413
simulators become more powerful it will be easier to 414
model analog/mixed-signal circuits at a higher level so 415
as to speed-up simulation in general and analog fault 416
simulation in particular. 417
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